MEMORY cmos 2 M × 8 BITS HYPER PAGE MODE DYNAMIC RAM

MB81V17805A-60/60L/-70/70L

CMOS 2,097,152 × 8 BITS Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V17805A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB81V17805A features a "hyper page" mode of operation whereby high-speed random access of up to 1024×8 -bits of data within the same row can be selected. The MB81V17805A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17805A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V17805A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17805A are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES

	Parameter			MB81V	17805A		
	Parameter		-60	-60L	-70	-70L	
RAS Access Time			60 ns	max.	70 ns	max.	
Random Cycle	Time	1	104 n	s min.	124 ns min.		
Address Acces	Address Access Time			max.	35 ns max.		
CAS Access T	AS Access Time			max.	17 ns	max.	
Hyper Page M	yper Page Mode Cycle Time			min.	30 ns	s min.	
L D	Operating	Current	432 m ^v	N max.	396 mW max.		
Low Power Dissipation	Standby	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.	
Dissipation	Current	CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.	

- 2,097,152words × 8 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTL compatible
- 2,048 refresh cycles every 32.8 ms
- · Self refresh function

- Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	P _D	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE



Package and Ordering Information

- 28-pin plastic (400mil) SOJ, order as MB81V17805A-xxPJ
- 28-pin plastic (400mil) TSOP-II with normal bend leads, order as MB81V17805A-xxPFTN and MB81V17805A-xxLPFTN (Low Power)




■ CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A11	C _{IN1}	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ₁ to DQ₃	Сра	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function				
A ₀ to A ₁₀	Address inputs row: A ₀ to A ₁₀ column: A ₀ to A ₉ refresh: A ₀ to A ₁₀				
RAS	Row address strobe				
CAS	Column address strobe				
WE	Write enable				
ŌĒ	Output enable				
DQ ₁ to DQ ₈	Data Input/Output				
Vcc	+3.3 volt power supply				
Vss	Circuit ground				
N.C.	No connection				



■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V		
Supply voltage	ı	Vss	0	0	0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0°C to 170°C	
Input High Voltage, all inputs	*1	Vıн	2.0	_	Vcc+0.3	V	0°C to +70°C	
Input Low Voltage, all inputs*	*1	Vıl	-0.3	_	0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-one input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A_0 to A_{10}) are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 1. First, eleven row address bits are input on pins A_0 -through- A_{10} and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after trank (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac : from the falling edge of RAS when trcd (max) is satisfied.

tcac : from the falling edge of \overline{CAS} when trop is greater than trop (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

toez: from \overline{OE} inactive.

toff: from \overline{CAS} inactive while \overline{RAS} inactive. toff: from \overline{RAS} inactive while \overline{CAS} inactive. twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 8$ -bits can be accessed and, when multiple MB81V17805As are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

							Value		
Parameter		Notes	Symbol	Conditions	Min	T	Ma	ax.	Unit
					Min.	Тур.	Std power	Low power	
Output high voltage		*1	Vон	Iон = −2.0 mA	2.4	_	_	_	V
Output low voltage		*1	Vol	loL = +2.0 mA	_	_	0.4	0.4	\
Input leakage current (any input)			l _{I(L)}	$\begin{array}{l} 0~V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0~V \leq V_{\text{CC}} \leq 3.6~V; \\ V_{\text{SS}} = 0~V; ~\text{All other pins} \\ \text{not under test} = 0~V \end{array}$	-10	_	10	10	μА
Output leakage current			I _{DQ(L)}	0 V ≤ V _{OUT} ≤ V _{CC} ; Data out disabled	-10	_	10	10	
Operating current	*2	MB81V17805A -60/60L		RAS & CAS cycling;			120	120	A
(Average power supply current)	~2	MB81V17805A -70/70L	Icc1	trc = min.	_	_	110	110	mA
Standby current		LVTTL Level		RAS = CAS = VIH			1.0	1.0	mΑ
(Power supply current)	*2	CMOS Level	Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$	_	_	500	150	μΑ
Refresh current#1	*0	MB81V17805A -60/60L		CAS = V _{IH} , RAS cycling;			120	120	
(Average power supply current)	*2	MB81V17805A -70/70L	Іссз	trc = min.	_	_	110	110	· mA
Hyper Page Mode	*2	MB81V17805A -60/60L	Icc4	RAS = V _{IL} , CAS cycling;			120	120	mA
curren	۷	MB81V17805A -70/70L	ICC4	thec = min.		_	110	110	
Refresh current#2 (Average power	*2	MB81V17805A -60/60L	Icc5	RAS cycling; CAS-before-RAS;			120	120	mA
supply current)		MB81V17805A -70/70L	1003	tro = min.			110	110	
Battery back up current	*0	MB81V17805A -60/70		$\begin{array}{l} \overline{RAS} \ cycling; \\ \overline{CAS} \mbox{-before-}\overline{RAS}; \\ t_{RC} = 16 \ \mu s \\ t_{RAS} = min. \ to \ 300 \ ns \\ V_{IH} \geq V_{CC} \ -0.2 \ V, \\ V_{IL} \leq 0.2 \ V \end{array}$			1000	_	
(Average power supply current)	*2	MB81V17805A -60L/70L		$\begin{tabular}{l lllllllllllllllllllllllllllllllllll$		_	_	300	μА
Refresh current#3 (Average power		MB81V17805A -60/60L	Icc ₉	RAS = VIL, CAS = VIL			1000	250	μА
supply current)		MB81V17805A -70/70L	1009	Self refresh;			1000	250	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol		7805A-60/ 0L		7805A-70/ 0L	Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh	Standard	t ref	_	32.8	_	32.8	ms
'	Time Detween Nemesin	Low power	I KEF	_	128	_	128	1113
2	Random Read/Write Cycle Time)	t RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		t rwc	138	_	162	_	ns
4	Access Time from RAS	*6,9	t rac	_	60	_	70	ns
5	Access Time from CAS	*7,9	t CAC	_	15	_	17	ns
6	Column Address Access Time	*8,9	t AA		30	_	35	ns
7	Output Hold Time		t он	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Tin	ne	t on	0	_	0	_	ns
10	Output Buffer Turn off Delay Time	*10	t off	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	t ofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	t wez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	50	_	ns
15	RAS Pulse Width		t ras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time	*21	t CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	t RCD	14	45	14	53	ns
19	CAS Pulse Width		t cas	10	_	13	_	ns
20	CAS Hold Time		t csH	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		t asr	0	_	0	_	ns
23	Row Address Hold Time		t rah	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		t CAH	10	_	10	_	ns
26	Column Address Hold Time from	n RAS	t ar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*13	t RAD	12	30	12	35	ns
28	Column Address to RAS Lead T	ïme	t ral	30	_	35	_	ns
29	Column Address to CAS Lead T	ime	t CAL	23	_	28	_	ns
30	Read Command Set Up Time		trcs	5	_	5	_	ns

(Continued)

No.	Parameter	Notes	Symbol		7805A-60/ 0L		7805A-70/ 0L	Unit
				Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0	_	ns
33	Write Command Set Up Time	*15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time		twcн	10	_	10	_	ns
35	Write Hold Time from RAS		twcr	24	_	24	_	ns
36	WE Pulse Width		t wp	10	_	10	_	ns
37	Write Command to RAS Lead Time)	trwL	15	_	17	_	ns
38	Write Command to CAS Lead Time)	t cwL	10	_	13	_	ns
39	DIN Set Up Time		t DS	0	_	0	_	ns
40	DIN Hold Time		tон	10	_	10	_	ns
41	Data Hold Time from RAS		t DHR	24	_	24	_	ns
42	RAS to WE Delay Time	*20	t RWD	77	_	89	_	ns
43	CAS to WE Delay Time	*20	tcwd	32	_	36	_	ns
44	Column Address to WE Delay Time	*20	tawd	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	CAS Set Up Time for CAS-before- RAS Refresh		tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh		t chr	10	_	12	_	ns
48	Access Time from OE	*9	t oea	_	15	_	17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Date	a	toel	10	_	10	_	ns
51	OE to CAS Lead Time		t coL	5	_	5	_	ns
52	OE Hold Time Referenced to WE	*16	tоен	5	_	5	_	ns
53	OE to Data in Delay Time		toed	15	_	17	_	ns
54	RAS to Data in Delay Time		trdd	15	_	17	_	ns
55	CAS to Data in Delay Time		tcdd	15	_	17	_	ns
56	DIN to CAS Delay Time	*17	t DZC	0	_	0	_	ns
57	DIN to OE Delay Time	*17	t DZO	0	_	0	_	ns
58	OE Precharge Time		toep	8	<u> </u>	8	_	ns


(Continued)

(Continued)

No.	Parameter Notes	Symbol		7805A-60/ 0L		7805A-70/ DL	Unit
			Min.	Max.	Min.	Max.	
59	OE Hold Time Referenced to CAS	t oech	10	_	10	_	ns
60	WE Precharge Time	t wpz	8	_	8	_	ns
61	WE to Data in Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	t rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	t HPRWC	69	_	79	_	ns
65	Access Time from CAS Precharge *9,18	t CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	t CPWD	52	_	59	_	ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as $\overline{RAS} = V_{IL} \, \overline{CAS} = V_{IH} \, \text{and} \, V_{IL} > -0.3 \, V$. lcc1, lcc3 lcc4 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL} \, \text{and} \, \overline{CAS} = V_{IH} \, \text{and} \, V_{IL} > -0.3 \, V$.
 - lcc6 is measured on condition that all address signals are fixed steady state.
- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. Input voltage levels are 0 V and 3 V, and input reference levels are V_{IH}(min) and V_{IL}(max) for measuring timing of input signals. Also, the transition time(t_T) is measured between V_{IH}(min)and V_{IL}(max). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- *7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA}$ t_{CAC} t_{T} , access time is t_{CAC} .
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. tofr, twez, toff and toez are specified that output buffer change to high impedance state.
- *11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trac.
- *12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both \overline{CAS} from "L" to "H").
 - Therefore, if top is long, topa is longer than topa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwb, trwb and tawb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state through out the entire cycle. If tcwb > tcwb (min), trwb > trwb (min), and tawb > tawb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwb, tcwb, and trab specifications.
- *21. The last \overline{CAS} rising edge.
- *22. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE


Operation Mode		Clock	Input		Addres	ss Input	Data	a I/O	Refresh	Note
Operation wode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Х	Х	_	_	_	High-Z	Yes	tcsR ≥ tcsR (min)
Hidden Refresh Cycle	H→L	L	Н→Х	L	_	_	_	Valid	Yes	Previous data is kept


X: "H" or "L"


*: It is impossible in Hyper Page Mode.





If \overline{OE} is brought Low after trac, tcac, or taa(whichever occurs later), access time = toEa. However, if either \overline{CAS} or \overline{OE} goes High, the output returns to a high-impedance state after toH is satisfied.































Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


 \overline{RAS} -only refresh is performed by keeping \overline{RAS} Low and \overline{CAS} High throughout the cycle; the row address to be refreshed is latched on the falling edge of \overline{RAS} . During \overline{RAS} -only refresh, DQ pins are kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the function of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_{10} are defined by the on-chip refresh counter.

Column Addresses: Bits Ao through Ao are defined by latching levels on Ao to Ao at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ -only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V178	05A-60/60L	MB81V178	Unit	
INO.	Parameter		Min.	Max.	Min.	Max.	
69	Access Time from CAS	t FCAC	_	50		55	ns
70	Column Address Hold Time	t FCAH	35		35		ns
71	CAS to WE Delay Time	t FCWD	70		77		ns
72	CAS Pulse width	t FCAS	90		99		ns
73	RAS Hold Time	t FRSH	90		99	_	ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V178	05A-60/60L	MB81V178	Unit	
	i arameter	Symbol	Min.	Max.	Min.	Max.	0
74	RAS Pulse Width	t rass	100		100		μs
75	RAS Precharge Time	t RPS	104	_	124	_	ns
76	CAS Hold Time	t cнs	-50	1	- 50		ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If $\overline{\text{CAS}}$ goes to "L" before $\overline{\text{RAS}}$ goes to "L" (CBR) and the condition of $\overline{\text{CAS}}$ "L" and $\overline{\text{RAS}}$ "L" is kept for term of $\overline{\text{trans}}$ (more than 100 μ s), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " $\overline{\text{RAS}}$ =L" and " $\overline{\text{CAS}}$ =L".


Exit from self refresh cycle is performed by toggling \overline{RAS} and \overline{CAS} to "H" with specified tons min. In this time, \overline{RAS} must be kept "H" with specified tons min.

Using Self Refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;


For Self Refresh operation, the notice below must be considered.

- In the case that distributed CBR refresh are operated between read/write cycles
 Self Refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within tree max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 2,048 times of burst CBR refresh or 2,048 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.




* Read/Write operation can be performed non refresh time within this or time

■ PACKAGE DIMENSIONS



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753

Fax: (044) 754-3753

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

F9611 © FUJITSU LIMITED Printed in Japan